In this paper, we have experimentally demonstrated, for the first time, III-V 4D transistors with vertically stacked InGaAs nanowire (NW) channels and gate-all-around (GAA) architecture. Novel process technology enabling the transition from 3D to 4D structure has been developed and summarized. The successful fabrication of InGaAs lateral and vertical NW arrays has led to 4× increase in MOSFET drive current. The top-down technology developed in this paper has opened a viable pathway towards future low-power logic and RF transistors with high-density III-V NWs.
Introduction
III-V GAA NWFETs, or III-V 3D transistors, have been experimentally demonstrated by a top-down approach, showing excellent scalability down to channel length (L ch ) of 50nm [1] . However, the g m , SS, and DIBL are greatly limited by the large EOT of the devices [1] . To improve the electrostatic control, we demonstrate 2× reduction in EOT while maintaining the low gate leakage in this work. Furthermore, although lateral (parallel to the wafer surface) integration of NWs has been demonstrated with high drive current per wire, the overall current drivability of the devices is still limited by the pitch of the NWs. To overcome the bottleneck of drive current, for the first time, a top-down process technology has been developed to fabricate vertically stacked (normal to the wafer surface) III-V NWFETs, similar to some explored Si NWFETs [2] [3] . We call this new type of NW devices III-V 4D transistors to distinguish them from III-V 3D transistors [1] which has only one vertical layer and multiple lateral wires. The experimental results, in this paper, show that the drive current per wire pitch (W pitch ) greatly increases from 3D to 4D structure. This new device concept is very promising for future high-speed low-power logic and RF applications. Fig. 2 shows the process flow for III-V 4D transistors. Novel process technologies in addition to those developed in [1] are highlighted in red. Fig. 3 shows the schematic diagram of the key steps in the fabrication process of III-V 4D transistors with 3 vertically stacked layers of InGaAs NWs.
Experiments
The fabrication of III-V 4D transistors started with a 2 inch semi-insulating InP (100) substrate. The following layers were grown sequentially on the InP substrate: a 100nm undoped InAlAs etch stop layer, an 80nm undoped InP sacrificial layer, and then three layers of 30nm In 0.53 Ga 0.47 As channel with a 40nm InP layer in between each channel layer ( Fig. 3-1 ). To achieve uniform source/drain doping to contact each of the three vertically stacked channel layers, a two-step Si implantation was performed at an energy of 20keV and 60keV each with a dose of 1×10 14 cm -2 . Rapid thermal annealing at 600 o C for 15 seconds in N 2 was carried out to activate the dopants ( Fig. 3-2) . To enable the formation of InGaAs/InP fins with a fin height (H Fin ) of 200nm via reactive ion etching, 10nm ALD Al 2 O 3 was deposited ( Fig. 3-3 ) and patterned ( Fig. 3-4 ) as a hard mask to replace the electron beam resist [1] , providing excellent etching selectivity and eliminating resist redeposition. A new Cl 2 /O 2 fin etching process was developed replacing the BCl 3 based etching [1] to increase the etch rate and improve the sidewall quality ( Fig.  3-5 ). HCl-based solution was used to release the NW arrays patterned along [100] direction ( Fig. 3-6 ). The InAlAs etch stop layer provides a better control of the selective wet etching process. After 10% (NH 4 ) 2 S passivation, the sample was immediately loaded to the ALD reactor for Al 2 O 3 and WN deposition at 300 o C and 385 o C respectively ( Fig. 3-7 ). CF 4 /O 2 based gate etch process was then performed, followed by the electron beam evaporation of Au/Ge/Ni and liftoff process to form the source/drain contacts ( Fig. 3-8 ). After the formation of the source/drain alloy at 350 o C, Cr/Au test pads were defined. showing that the ALD gate stack was coated around each nanowire. The W NW for layer 1, 2 and 3 is measured to be 20, 60, and 100nm. A better anisotropic dry etch process needs to be developed to have uniform NWs vertically. The H NW for each layer is 30nm defined by MBE. The ALD process of depositing highly conformal WN films for the gate metal is described in Ref [4] . The excellent step coverage of WN was examined on a sample of holes with 0.3 μm in diameter and 23.7.1 IEDM12-529 978-1-4673-4871-3/12/$31.00 ©2012 IEEE 11 μm in depth (aspect ratio = 37:1). As shown in Fig. 5 , the film thickness was 41 nm and 32 nm in the top and bottom zones, giving 78% step coverage on a structure with an aspect ratio of 37. A superior conformal ALD WN process is critical for the III-V 4D transistor process. All patterns were defined by a Vistec VB-6 UHR electron-beam lithography system. A Keithley 4200 was used to measure MOSFET output characteristics. Fig. 6-8 show the well-behaved output characteristics, transfer characteristics, and g m -V gs of a III-V 3D transistor (Sample 1) with L ch =50nm and W NW =25nm. The current is normalized by the total perimeter of the NW, i.e. W G =2×(W NW +H NW )×(Wire Number). The I ON reaches 1.2mA/µm at V ds =1V and V gs -V T =1.2V, with maximum g m =1.1mS/µm and 1.4mS/µm at V ds =0.5V and 1V respectively. Good off-state performance is also achieved with SS=94mV/dec and DIBL=50mV/V. Fig. 9-11 show the DIBL, SS and V T scaling metrics for Sample 1 compared with Sample 3 published in Ref. [1] . The 2× reduction in EOT greatly suppressed the short channel effects, evident by the dramatic reduction in DIBL, SS and the improvement in V T roll-off property. DIBL and SS are unchanged over the entire L ch range and show little dependence on W NW , indicating an excellent electrostatic control on gate. No significant V T roll-off is observed for the L ch studied. Fig. 12-13 show I on and g m scaling metrics for W NW =25, 30, and 35nm. Gradual increase in on-state metrics are obtained due to shorter L ch . Higher I ON and g m are obtained on devices with smaller W NW due to the volume inversion effect [5] . Further scaling of W NW down to the sub-10nm regime may require new nanowire thinning techniques. The device shows relatively large off-current, which is limited by the leakage current in the top nanowire layer due to the lack of optimization in our implantation process. Maximum g m of 0.6mS/µm and 0.85mS/µm are obtained at V ds =0.5V and 1V respectively, as shown in Fig. 15 . The perimeter-normalized I ON and g m are comparable to those obtained from the best device of sample 3 with the same EOT. This indicates that the new 4D process technology can provide high quality InGaAs NW despite more complicated fabrication. The source/drain resistance (R SD ) is extracted to be ~600Ω·μm, which can be improved by optimizing the implantation process. Fig. 16 shows the gate leakage current for sample 1, 2, and 3. Sample 2 (4D) shows similarly low gate leakage as Sample 3 (3D), while Sample 1 (3D) shows a slightly increased leakage at a large gate voltage due to the reduction of EOT. Further EOT scaling on both 3D and 4D structures is achievable. Fig. 17 depicts g Figs. 18-19 . Sample 1 shows 2×I ON and 2.5×g m enhancement over Sample 3 due to mobility enhancement and EOT scaling. Sample 2 shows additional 2×I ON and 1.5×g m enhancement over Sample 1 due to the introduction of 4D structure despite its larger EOT. Maximum I ON /W pitch and g m /W pitch reaches 9mA/µm and 6.2mS/µm for 4D FETs, which can be further improved by reducing the EOT and R SD [6] [7] [8] [9] .
Results and Discussion

Conclusion
We have experimentally demonstrated, for the first time, the fabrication process of III-V 4D transistors using ALD highk/metal gate stacks. Electrostatic control has been improved by 2× EOT scaling. Record high I ON /W pitch and g m /W pitch of 9mA/µm and 6.2mS/µm has been obtained for the III-V 4D transistors, showing 4× improvement over the III-V 3D transistors. The III-V 4D transistor structure is very promising for future high-speed low-power logic and RF applications. 
